Total No. of Questions-8]

| Seat |  |
|------|--|
| No.  |  |

# [5559]-202

S.E. (I.T.) (Third Semester) EXAMINATION, 2019 COMPUTER ORGANISATION AND ARCHITECTURE

### (2015 PATTERN)

Time : 2 Hours Maximum Marks : 50 N.B. :- (i) Answer four questions. Neat diagrams must be drawn wherever necessary. (ii) Figures to the right side indicate full marks. (iii) (iv) Assume suitable data if necessary. 1. Multiply –7 and 3 using Booths Algorithm. [6] (a) Describe the computer performance parameters such as CPU (b) time, CPINMIPS, MFLOPS, Amdahl's law and clock rate. [6] Or 2. Explain any three addressing modes with suitable example.[6] (a) Differentiate between RISC and CISC Architecture. [6] (b)3. Draw and explain single bus processor organisation. [6] (a) (b) What is Micro-instruction ? Explain micro-programmed control unit with the help of suitable diagram. [6] Or

4. (a) How virtual memory is managed using paging and TLB ? [6](b) List and explain cache replacement policy. [6]

P.T.O.

### Download all NOTES and PAPERS at StudentSuvidha.com

8

- 5. (a) Explain basic performance issue of pipelining. [6]
  - (b) Explain data hazards and control hazards. [7]

#### Or

- 6. (a) Write short note on superscalar processor. [6]
  - (b) Explain five stage pipeline for MIPS architecture with diagram. [7]
- 7. (a) With the help of suitable diagram explain Flynn's Taxonomy for multiple processor organisation. [7]
  - (b) What is clustering ? Explain cluster architecture. [6]

#### Or

- 8. (a) What is Multicore Organisation? Explain hardware and software issues involved in multicore organisation. [7]
  - (b) Explain loosely coupled and closely coupled microprocessor system. [6]

## Download all NOTES and PAPERS at StudentSuvidha.com